Introduction
Metal/high-k gate stacks are necessary even for three-dimensional (3D) gate MOSFETs for continued scaling [1] . We have reported HfN/HfSiON gate stacks formed by ECR plasma sputtering method, and 0.5 nm EOT was achieved on tri-gate structures [2] .
In this study, electrical properties of HfN/HfSiON gate stacks in-situ formed by ECR plasma sputtering method on different orientation substrates such as Si(100) and Si(110) were investigated for the application to 3D gate MOSFETs.
Experimental Procedure
HfN/HfSiON gate stacks on p-Si(100) and p-Si(110) were fabricated with the process flow shown in Figure 1 . The wafers were chemically cleaned by SPM and DHF followed by the chemical oxide (C'O) layers (0.7 nm) formation by H 2 O 2 solution. Next, HfN (1 nm) was deposited by ECR plasma sputtering at 0.19 Pa (Ar/N 2 flow rate of 25/1 sccm) followed by the in-situ oxidation at 0.18 Pa (Ar/O 2 flow rate of 20/8 sccm) for 3 s. After in-situ oxidation, HfN (40 nm) gate electrode was in-situ deposited (Ar/N 2 flow rate of 20/0.8 sccm).
Post deposition annealing (PDA) was performed by silicon-wafer-covering rapid thermal annealing (SWC-RTA) at 400-800°C for 15 s in N 2 ambient [3] . For the gate electrode formation, HfN was selectively etched by HF:H 2 O 2 :H 2 O=1:2:40 [4] . Finally, the Al electrodes were evaporated on the back side. The fabricated devices were characterized by capacitance-voltage (C-V), current-voltage (J-V) methods. The EOTs were evaluated using EPOQUE with quantum mechanical correction [5] , and the conductance method was performed to determine the density of interface states (D it ). The schematic of the HfN/HfSiON/p-Si diode was shown in Figure 2 .
Results and Discussion
Figures 3 and 4 show the PDA temperature dependence of C-V characteristics of HfN/HfSiON/p-Si(100) and HfN/HfSiON/p-Si(110), respectively.
The EOTs calculated from C-V characteristics were 0.58-0.68 nm. As shown in Figs. 3 (a) and 4 (a), remarkable hysteresis of C-V characteristics were observed with PDA temperature of 400ºC for both of the gate stacks on p-Si(100) and p-Si(110). The hysteresis width of the C-V characteristic of gate stack on p-Si(110) was 0.2 V, which was larger than that of p-Si(100) (0.1 V).
Larger humps observed in C-V characteristics for 400 and 800ºC PDA were decreased even for Si(110) sample when the PDA temperature was 600ºC.
Furthermore, calculated EOTs of gate stacks on p-Si(110) were approximately 0.5 nm thicker than that of p-Si(100). From these results, it can be said that the thicker interfacial layer (IL) was grown in case of p-Si(110) during PDA process because of the larger Si atoms density of the Si(110) surface compared to that of Si(100). Figure 5 shows the PDA temperature and surface orientation dependence of the J-V characteristics. From  Fig. 5 , it was found that the leakage current was decreased as the PDA temperature increased. Moreover, leakage current of gate stacks on p-Si(110) was larger than that of p-Si(100) at all the PDA temperature, even though the calculated EOTs for the films formed on p-Si(110) were thicker than p-Si(100). From these results, it can be said that an interface property of HfN/HfSiON/p-Si(110) was probably degraded compared with p-Si(100).
In order to evaluate an interface property, Dit was estimated by the conductance method. Figure 6 shows the PDA temperature and surface orientation dependence of the calculated Dit. As shown in Fig. 6 , smallest Dit of 4.8x10 11 cm -2 eV -1 was obtained for the gate stack on p-Si(100) annealed at 600ºC/15 s. In addition, the Dit for gate stacks on p-Si(110) was larger than that of p-Si(100). It was found that the interface property of HfN/HfSiON gate stack might be degraded in case the gate stack was formed on Si(110) surface.
Conclusion
Interface properties of in-situ formed HfN/HfSiON gate stacks on p-Si(100) and p-Si(110) were investigated. It was found that the thicker IL might be formed in case of the gate stack on p-Si(110) because of the larger Si atoms density of the (110) surface.
In addition, interface properties such as Dit were degraded for the gate stack formed on p-Si(110). 
